BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Denver
X-LIC-LOCATION:America/Denver
BEGIN:DAYLIGHT
TZOFFSETFROM:-0700
TZOFFSETTO:-0600
TZNAME:MDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0600
TZOFFSETTO:-0700
TZNAME:MST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20200129T163601Z
LOCATION:607
DTSTART;TZID=America/Denver:20191117T094500
DTEND;TZID=America/Denver:20191117T100000
UID:submissions.supercomputing.org_SC19_sess110_ws_h2rc105@linklings.com
SUMMARY:hlslib: Software Engineering for Hardware Design
DESCRIPTION:Workshop\n\nhlslib: Software Engineering for Hardware Design\n
 \nde Fine Licht, Hoefler\n\nHigh-level synthesis (HLS) tools have brought 
 FPGA development into the mainstream, by allowing programmers to design ar
 chitectures using familiar languages such as C, C++, and OpenCL. While the
  move to these languages has brought significant benefits, many aspects of
  traditional software engineering are still unsupported, or not exploited 
 by developers in practice. Furthermore, designing reconfigurable architect
 ures requires support for hardware constructs and workflows that are not c
 overed by CPU-oriented tools and languages. To address this gap, we have d
 eveloped hlslib, a collection of software tools, plug-in hardware modules,
  and code samples, designed to enhance the productivity of HLS developers.
  The goal of hlslib is two-fold: first, create a community-driven arena of
  bleeding edge development, which can move quicker, and provides more powe
 rful abstractions than what is provided by vendors; and second, collect a 
 wide range of example codes, both minimal proofs of concept, and larger, r
 eal-world applications, that can be reused directly or inspire other work.
  hlslib is offered as an open source library, containing CMake files, C++ 
 headers, convenience scripts, and examples codes, and is receptive to any 
 contribution that can benefit HLS developers, through general functionalit
 y or examples.\n\nTag: Workshop Reg Pass, Accelerators, Compilers, FPGA, Q
 uantum Computing, Reconfigurable Computing\n\nRegistration Category: Works
 hop Reg Pass, Accelerators, Compilers, FPGA, Quantum Computing, Reconfigur
 able Computing
URL:https://sc19.supercomputing.org/presentation/?id=ws_h2rc105&sess=sess1
 10
END:VEVENT
END:VCALENDAR

