BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Denver
X-LIC-LOCATION:America/Denver
BEGIN:DAYLIGHT
TZOFFSETFROM:-0700
TZOFFSETTO:-0600
TZNAME:MDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0600
TZOFFSETTO:-0700
TZNAME:MST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20200129T163601Z
LOCATION:607
DTSTART;TZID=America/Denver:20191117T112000
DTEND;TZID=America/Denver:20191117T114500
UID:submissions.supercomputing.org_SC19_sess110_ws_h2rc116@linklings.com
SUMMARY:It's All about Data Movement: Optimizing FPGA Data Access to Boost
  Performance
DESCRIPTION:Workshop\n\nIt's All about Data Movement: Optimizing FPGA Data
  Access to Boost Performance\n\nBrown, Dolman\n\nThe use of reconfigurable
  computing, and FPGAs in particular, to accelerate computational kernels h
 as the potential to be of great benefit to scientific codes and the HPC co
 mmunity in general. However, whilst recent advanced in FPGA tooling have m
 ade the physical act of programming reconfigurable architectures much more
  accessible, in order to gain good performance the entire algorithm must b
 e rethought and recast in a dataflow style. Reducing the cost of data move
 ment for all computing devices is critically important, and in this paper 
 we explore the most appropriate techniques for FPGAs. We do this by descri
 bing the optimisation of an existing FPGA implementation of an atmospheric
  model's advection scheme. By taking an FPGA code that was over four times
  slower than running on the CPU, mainly due to data movement overhead, we 
 describe the profiling and optimisation strategies adopted to significantl
 y reduce the runtime and bring the performance of our FPGA kernels to a mu
 ch more practical level for real-world use. The result of this work is a s
 et of techniques, steps, and lessons learnt that we have found significant
 ly improves the performance of FPGA based HPC codes and that others can ad
 opt in their own codes to achieve similar results.\n\nTag: Workshop Reg Pa
 ss, Accelerators, Compilers, FPGA, Quantum Computing, Reconfigurable Compu
 ting\n\nRegistration Category: Workshop Reg Pass, Accelerators, Compilers,
  FPGA, Quantum Computing, Reconfigurable Computing
URL:https://sc19.supercomputing.org/presentation/?id=ws_h2rc116&sess=sess1
 10
END:VEVENT
END:VCALENDAR