BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Denver
X-LIC-LOCATION:America/Denver
BEGIN:DAYLIGHT
TZOFFSETFROM:-0700
TZOFFSETTO:-0600
TZNAME:MDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0600
TZOFFSETTO:-0700
TZNAME:MST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20200129T163556Z
LOCATION:503-504
DTSTART;TZID=America/Denver:20191122T083100
DTEND;TZID=America/Denver:20191122T084900
UID:submissions.supercomputing.org_SC19_sess130_ws_ipdrm105@linklings.com
SUMMARY:Sequential Codelet Model of Program Execution – A Super-Codelet Mo
 del Based on the Hierarchical Turing Machine
DESCRIPTION:Workshop\n\nSequential Codelet Model of Program Execution – A 
 Super-Codelet Model Based on the Hierarchical Turing Machine\n\nMonsalve D
 iaz, Harms, Kalyan, Gao\n\nThe Sequential Codelet Model is a definition of
  a program execution model that aims to achieve parallel execution of prog
 rams that are expressed sequentially and in a hierarchical manner. The Seq
 uential Codelet Model heavily borrows from the successful experience acqui
 red through decades of sequential program execution, in particular, the us
 e of Instruction Level Parallelism optimizations for implicit parallel exe
 cution of code. We revisit and re-define the Universal Turing Machine and 
 the Von Neumann Architecture to account for the hierarchical organization 
 of the whole computation system and its resources (i.e. memory, computatio
 nal capabilities, and interconnection networks), as well as consider progr
 am complexity and structure in relation to its execution. This work define
 s the Sequential Codelet Model (SCM), the Hierarchical Turing Machine (HTM
 ), and the Hierarchal Von Neumann Architecture, as well as explains how im
 plicit parallel execution of programs could be achieved by using these def
 initions.\n\nTag: Workshop Reg Pass, Compiler Analysis and Optimization, M
 iddleware, Parallel Programming Languages, Libraries, and Models, Runtime 
 Systems\n\nRegistration Category: Workshop Reg Pass, Compiler Analysis and
  Optimization, Middleware, Parallel Programming Languages, Libraries, and 
 Models, Runtime Systems
URL:https://sc19.supercomputing.org/presentation/?id=ws_ipdrm105&sess=sess
 130
END:VEVENT
END:VCALENDAR

