BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Denver
X-LIC-LOCATION:America/Denver
BEGIN:DAYLIGHT
TZOFFSETFROM:-0700
TZOFFSETTO:-0600
TZNAME:MDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0600
TZOFFSETTO:-0700
TZNAME:MST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20200129T163556Z
LOCATION:301-302-303
DTSTART;TZID=America/Denver:20191122T105500
DTEND;TZID=America/Denver:20191122T112000
UID:submissions.supercomputing.org_SC19_sess131_ws_ftxs105@linklings.com
SUMMARY:Evaluating Compiler IR-Level Selective Instruction Duplication wit
 h Realistic Hardware Errors
DESCRIPTION:Workshop\n\nEvaluating Compiler IR-Level Selective Instruction
  Duplication with Realistic Hardware Errors\n\nChang, Li, Erez\n\nHardware
  faults (i.e., soft errors) are projected to increase in modern HPC system
 s. The faults often lead to error propagation in programs and result in si
 lent data corruptions (SDCs), seriously compromising system reliability. S
 elective instruction duplication, a widely used software-based error detec
 tor, has been shown to be effective in detecting SDCs with low performance
  overhead. In the past, researchers have relied on compiler intermediate r
 epresentation (IR) for program reliability analysis and code transformatio
 n in selective instruction duplication. However, they assumed that the IR-
 based analysis and protection are representative under realistic fault mod
 els (i.e., faults originated at lower hardware layers). Unfortunately, the
  assumptions have not been fully validated, leading to questions about the
  accuracy and efficiency of the protection since IR is a higher level of a
 bstraction and far away from hardware layers. In this paper, we verify the
  assumption by injecting realistic hardware faults to programs that are gu
 ided and protected by IR-based selective instruction duplication. We find 
 that the protection yields high SDC coverage with low performance overhead
  even under realistic fault models, albeit a small amount of such faults e
 scaping the detector. Our observations confirm that IR-based selective ins
 truction duplication is a cost-effective method to protect programs from s
 oft errors.\n\nTag: Workshop Reg Pass, Extreme Scale Computing, Fault Tole
 rance, Reliability, Resiliency\n\nRegistration Category: Workshop Reg Pass
 , Extreme Scale Computing, Fault Tolerance, Reliability, Resiliency
URL:https://sc19.supercomputing.org/presentation/?id=ws_ftxs105&sess=sess1
 31
END:VEVENT
END:VCALENDAR