BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Denver
X-LIC-LOCATION:America/Denver
BEGIN:DAYLIGHT
TZOFFSETFROM:-0700
TZOFFSETTO:-0600
TZNAME:MDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0600
TZOFFSETTO:-0700
TZNAME:MST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20200129T163556Z
LOCATION:401-402-403-404
DTSTART;TZID=America/Denver:20191122T083500
DTEND;TZID=America/Denver:20191122T085000
UID:submissions.supercomputing.org_SC19_sess132_ws_p3hpc101@linklings.com
SUMMARY:Performance Portability Across Diverse Computer Architectures
DESCRIPTION:Workshop\n\nPerformance Portability Across Diverse Computer Ar
 chitectures\n\nDeakin, McIntosh-Smith, Price, Poenaru, Atkinson...\n\nPrev
 ious studies into performance portability have typically analysed a single
  application (and its various implementations) in isolation. In this study
 , we explore the wider landscape of performance portability by considering
  a number of applications from across the space of dwarfs, written in mult
 iple parallel programming models, and across a diverse set of architecture
 s. We apply rigorous performance portability metrics, as defined by Pennyc
 ook et al [Pennycook2016]. We believe this is the broadest and most rigoro
 us performance portability study to date, representing a far reaching expl
 oration of the state of performance portability that is achievable today. 
 We will present a summary of the performance portability of each applicati
 on and programming model across our diverge range of twelve computer archi
 tectures, including six different server CPUs from five different vendors,
  five different GPUs from two different vendors, and one vector architectu
 re. We will conclude with an analysis of the performance portability of ke
 y programming models in general, across different application spaces as we
 ll across differing architectures, allowing us to comment on more general 
 performance portability principles.\n\nTag: Workshop Reg Pass, Parallel Pr
 ogramming Languages, Libraries, and Models, Performance, Portability, Prod
 uctivity\n\nRegistration Category: Workshop Reg Pass, Parallel Programming
  Languages, Libraries, and Models, Performance, Portability, Productivity
URL:https://sc19.supercomputing.org/presentation/?id=ws_p3hpc101&sess=sess
 132
END:VEVENT
END:VCALENDAR

