BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Denver
X-LIC-LOCATION:America/Denver
BEGIN:DAYLIGHT
TZOFFSETFROM:-0700
TZOFFSETTO:-0600
TZNAME:MDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0600
TZOFFSETTO:-0700
TZNAME:MST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20200129T163556Z
LOCATION:401-402-403-404
DTSTART;TZID=America/Denver:20191122T085000
DTEND;TZID=America/Denver:20191122T090500
UID:submissions.supercomputing.org_SC19_sess132_ws_p3hpc116@linklings.com
SUMMARY:Performance Portability of a Wilson Dslash Stencil Operator Mini-A
 pp Using Kokkos and SYCL
DESCRIPTION:Workshop\n\nPerformance Portability of a Wilson Dslash Stencil
  Operator Mini-App Using Kokkos and SYCL\n\nJoó, Kurth, Clark, Kim, Trott.
 ..\n\nWe describe our experiences in creating mini-apps for the Wilson-Dsl
 ash stencil operator for Lattice Quantum Chromodynamics using the Kokkos a
 nd SYCL programming models. In particular, we comment on the performance a
 chieved on a variety of hardware architectures, limitations we have reache
 d in both programming models and how these have been resolved by us, or ma
 y be resolved by the developers of these models.\n\nTag: Workshop Reg Pass
 , Parallel Programming Languages, Libraries, and Models, Performance, Port
 ability, Productivity\n\nRegistration Category: Workshop Reg Pass, Paralle
 l Programming Languages, Libraries, and Models, Performance, Portability, 
 Productivity
URL:https://sc19.supercomputing.org/presentation/?id=ws_p3hpc116&sess=sess
 132
END:VEVENT
END:VCALENDAR